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PEMODELAN PADAT UNTUK TRANSISTOR CMOS DI BAWAH 
SUBMIKRON DENGAN KESAN TEKANAN MEKANIKAL PENGASINGAN 
PEPARIT CETEK 
 
ABSTRAK 
 
 
Thesis ini memperkenalkan satu model padat, dua model berasaskan empirikal 
dan satu model berasaskan fizikal untuk kesan tekanan mekanikal Pengasingan 
Peparit Cetek (STI) ke atas transistor CMOS di bawah submikron. Model tekanan-x 
STI padat digunakan untuk menangkap tekanan dalam arah laluan transistor panjang. 
Model ini adalah lebih ringkas berbanding dengan model tekanan STI BSIM4, tetapi 
dapat mencapai ketepatan yang serupa. Dua ciri-ciri baru tekanan-x STI telah 
dikenalpastikan. Ciri yang pertama adalah fakta bahawa kesan tekanan-x STI bagi 
transistor CMOS berubah untuk transistor lebar yang berlainan. Kesan ini telah dikesan 
dalam teknologi-teknologi 0.18 μm dan 0.13 μm. Satu model kesan tekanan-x STI 
bergantung kepada lebar yang empirikal telah dicadangkan untuk menangkap kesan 
ini. Ciri baru yang kedua adalah fakta bahawa kesan tekanan-x STI mengubah ciri-ciri 
ketidaksamaan transistor CMOS. Satu model Monte Carlo yang empirikal telah 
dicadangkan untuk menangkap kesan ini. Satu lengkuk arus parit tepu (Idsat) 
berupabentuk cangkul berlawan dengan transistor lebar yang baru telah dikenalpasti. 
Lengkuk ini tidak dapat dimodelkan dengan mengunakan model tekanan STI BSIM4. 
Dengan mengunakan satu kaedah bentangan yang baru, ciri-ciri fizikal lengkuk ini 
telah dikenalpasti. Lengkuk Idsat berupabentuk cangkul ini disebabkan oleh gabungan 
kesan-kesan daripada tekanan-y STI (tekanan STI dalam arah laluan transistor lebar) 
yang menurunkan Idsat dan kesan Perubahan Lebar (DW) yang meningkatkan Idsat. 
Berdasarkan ciri-ciri fizikal ini, satu model tekanan-y STI yang fizikal diperkenalkan 
untuk menangkap kelakuan Idsat berupabentuk cangkul ini. Ketepatan model-model 
yang dicadangkan di dalam thesis ini dipastikan dengan mengunakan silikon data 
benar yang difabrikasikan dengan mengunakan teknologi-teknologi CMOS Silterra 0.18 
μm dan 0.13 μm yang berpiawaian industri. Model-model baru ini dibina dalam model 
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BSIM3v3 dengan mengunakan kaedah model makro (juga dikenali sebagai kaedah 
sublitar). Dua parameter SPICE, parameter voltan ambang tiada pincang belakang, 
Pvth0 dan parameter kelincahan pembawa, Pu0, telah digunakan untuk membina model-
model ini. Perbezaan masa simulasi antara model makro dan model konventional 
adalah tidak ketara (< 5 %). 
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COMPACT MODELING OF DEEP SUBMICRON CMOS TRANSISTOR  
WITH SHALLOW TRENCH ISOLATION MECHANICAL STRESS EFFECT 
 
ABSTRACT 
 
 
This thesis introduces a compact model, two empirical-based models and a 
physical-based model of Shallow Trench Isolation (STI) mechanical stress effect on 
deep submicron CMOS transistor. The compact STI x-stress model is used to capture 
the stress effect in the channel length direction. This model is simpler than the BSIM4 
STI stress model, but able to achieve the similar accuracy. Two new characteristics of 
STI x-stress have been identified. The first characteristic is the fact that the STI x-
stress effect on CMOS transistor varies for different transistor channel widths. An 
empirical width dependence of STI x-stress effect model has been proposed to capture 
this effect. The second new characteristic is the fact that STI x-stress effect changes 
the CMOS transistor mismatch characteristics. An empirical Monte Carlo model is 
proposed to capture this effect. A new hook shaped saturation drain current, Idsat curve 
versus channel width has been identified. This curve cannot be modeled using the 
BSIM4 STI stress model. By using a new layout method, the physical characteristics of 
the curve are identified. The hook shaped Idsat curve is caused by the combined effects 
of STI y-stress (stress in the channel width direction) that degrades the Idsat and the 
Delta Width (DW) effect that increases the Idsat. Based on the physical characteristics, a 
new physical-based STI y-stress model is proposed to capture the hook shaped Idsat 
behavior. The accuracy of the models in this thesis is verified on actual silicon data 
fabricated using Silterra’s industry-standard 0.18 μm and 0.13 μm CMOS technologies. 
These new models are incorporated into the BSIM3v3 model by using macro model 
method (also known as subcircuit method). The two SPICE parameters, the zero back 
bias threshold voltage parameter, Pvth0 and the carrier mobility parameter, Pu0, are used 
for developing these models. The difference in simulation time between the macro 
model and the conventional model is insignificant (< 5 %). 
 1
CHAPTER 1 
INTRODUCTION 
 
 
1.0  Chapter Overview 
This chapter introduces the compact modeling works in this thesis. First, the 
basic concept of compact modeling is introduced. Then, the history of compact 
modeling of CMOS transistor which started with the theory Gradual Channel 
Approximation (GCA) is reviewed. How the important deep submicron effects of CMOS 
transistor are captured in BSIM3v3 equations are then discussed. 
After reviewing the theoretical concept of compact modeling, the reasons why 
this research focuses on SPICE modeling of the STI stress effect on CMOS transistor 
is discussed. The background and objective of this research are then given. Finally, the 
contribution of the proposed STI mechanical stress models to compact modeling 
research is discussed. 
 
1.1  Introduction to Compact Modeling 
Compact model is basically a set of simplified physics equations that describe 
the behaviors of semiconductor devices and able to run with SPICE simulator at 
minimum time. Compact modeling is finding the parameter values for the compact 
model equations to achieve a good fit between the simulation data and the measured 
data. The main objective of the compact modeling is to enable the accurate prediction 
of circuit performance before actual fabrication. 
When transistor scaling goes to deep submicron, more and more significant 
physical phenomena need to be captured by compact model. The physical phenomena 
that are negligible in the CMOS micron technology have dominated the behavior of the 
CMOS deep submicron technology. 
Many researchers have put in much effort in establishing the set of equations 
(Compact Model) that can provide the most accurate circuit simulation at the minimum 
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time. Berkeley Short-Channel IGFET models (BSIM3v3 and BSIM4 models) are 
currently widely used by wafer fabrication foundries and IC design houses. Other 
SPICE models such as PSP model, EKV model, HISIM model and XSIM model are 
also popular. The standardization of these models is performed by an independent 
organization called Compact Model Council (CMC).  
All the modeling works in this thesis is based on BSIM3v3.24, where the final 
released version is BSIM3v3.3 model (Cheng et al., 2005). In short, these BSIM3v3 
family models, which built on similar source code, are known as BSIM3v3 model in this 
thesis. The discussion in this thesis also references to BSIM4.3.0 (Xi et al., 2003) and 
BSIM4.6.1 (Dunga et al., 2007) models for STI stress model discussion. In short, all the 
BSIM4 family models are known as BSIM4 models in this thesis. The BSIM4 model is 
built on a different source code compared to the BSIM3v3. Hence, the BSIM4 model is 
not backward compatible to the BSIM3v3 model. The technology nodes of the 
experimental transistors that are used in this thesis are 0.18 μm and 0.13 μm. 
 
1.2  History of Compact Modeling 
Compact modeling is originally driven by the need to express the CMOS 
transistor behavior in quantitative form. Specifically, to design circuits with CMOS 
transistors, how much current is carried in the “on” state of a transistor and how much 
leakage current flows in the “off” state must be calculated. In short, the current-voltage, 
I-V and capacitance-voltage, C-V characteristics of the CMOS transistor are needed, 
specifically the quantitative relationship between the drain current and terminal 
voltages. 
In the beginning of the compact modeling era, there were four long-channel 
CMOS transistor models proposed for DC circuit simulation (or calculation) as 
explained in the reference book (Wolf, 1995). All the four models are based on the 
long-channel Gradual Channel Approximation (GCA), which assumes that the variation 
of the electric field in the x-direction (channel length, L direction) is much less than the 
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corresponding variation in the z-direction (perpendicular to channel plane direction). 
The four models are Bulk-Charge model, Square-Law model, Pao-Sah model and 
Charge-Sheet model. 
Bulk-Charge model (Ihantola and Moll, 1964) and Square-Law model (simplified 
version of Bulk-Charge model) are only valid if the CMOS transistor is operated in 
strong inversion. This has limited the usage of these models.  
Pao-Sah model (Pao and Sah, 1966) is the first model that able to cover the 
entire range of CMOS transistor operation. This model retains the GCA but the drain 
current, Id equation requires numerical integration in two dimensions. Such numerical 
complexity has limited the role of this model for theoretical analysis of the CMOS 
transistor. 
The limited practical usage of the Pao-Sah model motivated a search for an 
approximate advanced analytical model that is still accurate over a wider range of 
operating conditions. Charge-Sheet model (Brews, 1978) has become the most widely 
adopted long-channel CMOS model that is accurate in the inversion range.  
Although the Charge-Sheet model allows Id to be calculated with much less 
computational effort than that of the Pao-Sah model, the computational effort for 
determining Id is still too great for most circuit simulation applications, and thus the 
Charge-Sheet model has not been incorporated into the popular circuit simulation 
engine, which is known as the SPICE simulator. 
Since the Charge-Sheet model is too complex to be used in most circuit 
simulation applications, an alternate analytical expression (simplified from the Charge-
Sheet model) is implemented to be used in subthreshold region. For the inversion 
region, the simpler Bulk-Charge and Square-Law models are used. The combination of 
these models enables the SPICE simulator to cover the entire range of CMOS 
transistor operation with a reasonable simulation time. 
When comparing the usage of the Bulk-Charge and Square-Law models, the 
primary advantage of the Square-Law model is its simplicity. Most hand calculations for 
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circuit design with CMOS transistors make use of the Square-Law model. It is also the 
model used for the simplest (Level 1) analysis of circuits in SPICE simulator. While the 
more-accurate Level 2 SPICE for CMOS transistor is based on the Bulk-Charge model. 
 
1.3  Compact Modeling of CMOS Transistor Deep Submicron Effects 
This section discusses how SPICE model equations able to capture the CMOS 
transistors deep submicron effects. BSIM3v3 modeling equations are selected for the 
discussion in this section because the modeling equations are less complicated 
compared to BSIM4 but sufficient to describe most of the CMOS transistor deep 
submicron effects. One can easily catch up with BSIM4 or others SPICE models with 
the basic understanding of BSIM3v3. 
The electrical characteristics of a CMOS transistor are threshold voltage, Vt, 
drain current, Id, off current, Ioff and substrate current, Isub. How the deep submicron 
effects change the transistor electrical characteristics and how these effects can be 
captured in BSIM3v3 equations is discussed. The following discussions in this section 
are based on three SPICE modeling reference books (Taur and Ning, 1998, Cheng and 
Hu, 1999, and Liu, 2001), and two BSIM manuals; BSIM3v3 manual (Cheng et al., 
2005) and BSIM4 manual (Dunga et al., 2007). 
The physical phenomena of CMOS transistors that are discussed in this 
section, are (1) Body effect, (2) Short Channel Vt Effect, SCE due to charge sharing, 
(3) Reverse Short Channel Effect, RSCE due to lateral non-uniform doping, (4) Narrow 
Width Effect, NWE, due to LOCOS isolation, (5) Inverse Narrow Width Effect, INWE 
due to STI isolation, (6) Small Size effect, SS, (7) Drain Induced Barrier Lowering, 
DIBL, (8) Channel Length Modulation, CLM, (9) Velocity Saturation, (10) Subthreshold 
conduction, (11) Field dependent mobility, (12) Substrate Current induced Body Effect, 
SCBE, (13) Gate Induced Drain Leakage, GIDL, (14) Polysilicon gate depletion effect, 
(15) Velocity overshoot, (16) Source and drain resistance effect and (17) Effective 
length and effective width effect. 
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In BSIM3v3, there are six effects that change the threshold voltage, Vt as 
shown in Equation 1. 
 
            ⎟⎟⎠
⎞
⎜⎜⎝
⎛
Δ−Δ+
Δ+Δ+Δ−Δ+=
dibl,tss,t
nwe,trsce,tsce,teffect_body,t
np0vtht VV
VVVV
PV δ  (1) 
 
where Pvth0 is the BSIM3v3 threshold voltage parameter of a long channel transistor at 
zero back bias, Vb = 0 V. δnp is positive sign for NMOS and negative sign for PMOS. 
The four effects that increase Vt are body effect, RSCE, NWE and SS. The other two 
effects that decrease Vt are SCE and DIBL. These six effects on Vt are discussed in 
the following sections. 
 The simple Square-Law form of Id equations (Brews, 1978) in linear region and 
saturation region are shown in Equation 2 and Equation 3 below: 
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⎡ −−= 2
2
1)( ddtgoxd VVVV
L
WCI μ                           when dsatd VV <  (2) 
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⎤⎢⎣
⎡ −=
2
)( 2tg
oxd
VV
L
WCI μ                                         when dsatd VV ≥  (3) 
 
where )( tgdsat VVV −= , μ is the carrier mobility, Cox is the gate oxide capacitance, W is 
the channel width and L is the channel length.  
 Id modeling in BSIM3v3 equations is discussed based on seven effects. They 
are bulk charge effect (Abulk), CLM, DIBL, field dependent carrier’s mobility, µ, SCBE, 
velocity saturation and source drain resistance effect. 
 Ioff is modeled using Pvoff, which is the subthreshold offset voltage parameter. 
Subthreshold conduction is calculated based on ideality factor, η, where Id is calculated 
when Vg is below Vt. These effects are further discussed in the following sections. 
 Isub, which is caused by SCBE is model in BSIM3v3. The parameters that used 
to model the Isub are actually Palpha0, Palpha1 and Pbeta0, but not Ppscbe1 and Ppscbe2 
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(although these last two parameters’ names have the term SCBE). SCBE is actually 
caused by impact ionization that produces extra electrons that sweep into the drain that 
increases Id and also produces extra holes that sweep into the substrate that increases 
Isub. The increase of Id is modeled using Ppscbe1 and Ppscbe2 and the increase of Isub is 
modeled using Palpha0, Palpha1 and Pbeta0. 
 
1.3.1 Body effect and Bulk Charge Effect 
The body effect refers to the effect of Vb on Vt. The body effect increases the Vt 
of a CMOS transistor, when a reverse bias Vb is applied. Larger reverse Vb increases 
the threshold voltage because the channel depletion layer becomes wider and hence 
higher gate voltage, Vg is needed to invert the channel. 
Body effect on Vt is modeled in BSIM3v3 by using Equation 4, 
 
        ( ) bk2fbfk1effect_body,t VP2V2PV −−−=Δ φφ                           (4) 
 
where Pk1 is the first-order body effect parameter and Pk2 is the second-order body 
effect parameter. Default values of Pk1 = 0.53 V1/2 and Pk2 = -0.0186. From Equation 4, 
the more positive value of Pk1 and Pk2, the more significant the body effect is. fφ  is the 
difference between Fermi potential and the intrinsic potential of the substrate. fφ2 of a 
substrate doping of 1e17 cm-3 is approximately 0.81 V. 
The bulk charge effect is closely related to the body bias effect and refers to the 
changing Vt along the channel when Vd > 0 V. Vt is not constant along the channel 
because the width of the depletion region along the channel is not uniform in the 
presence of a nonzero Vd, as shown in Figure 1.1. 
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Figure 1.1: Non-uniform depletion width when Vd > 0 V (Cheng and Hu, 1999). 
 
Body effect on Id, is modeled in BSIM3v3 by using Abulk, as shown in Equation 5. 
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where Pa0 is the L dependence bulk charge parameter, Pags is gate bias dependence 
bulk charge parameter, Pketa is body bias dependence bulk charge parameter, Pb0 is 
channel width bulk charge parameter, Pb1 is channel width offset bulk charge 
parameter. The default values of Pa0 = 1, Pags = 0, Pketa = -0.047 V-1, Pb0 = 0 m, Pb1 = 0 
m. Pxj is source/drain junction depth parameter and Xdep is the channel depletion 
thickness in the substrate. Weff is the effective channel width. The Weff is further 
discussed in Section 1.3.17. 
 Equation 6 and Equation 7 show the Id equation with the term Abulk.  
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1.3.2 Short Channel Effect (SCE) 
SCE is the decrease of transistor Vt as L is reduced, due to charge sharing. The 
SCE is especially pronounced when Vd = Vdd (or at high drain bias). Figure 1.2(a) 
shows the long channel depletion region, where the effect from the source and drain 
can be ignored.  
When L is decreased, there is more overlapping of the source and drain 
depletion region to the channel. This results in electric field pattern in two-dimensional, 
as shown in Figure 1.2(b). In other words, the depletion charge under the gate is 
actually induced by the gate together with the source and drain. The channel charge is 
considered to be “shared” by the gate, source and drain (Charge Sharing Model). 
Hence, less gate charge density (smaller gate voltage) is needed to induce inversion in 
short channel transistors than in long channel transistors. This means the gate voltage, 
Vg required to turn on the transistor become smaller as the L is reduced.  
 
 
Figure 1.2: Charge regions: (a) in long channel; (b) in short channel (Liu, 2001). 
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SCE effect on Vt is model in BSIM3v3 by using the Equation 8, 
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where ( )bdvt2
ox
depst VP
C
XL += 1ε  and 
Pdvt0 is the first SCE parameter, Pdvt1 is the L dependence exponent SCE parameter 
and Pdvt2 is the body bias SCE parameter. The default value of Pdvt0 = 2.2, Pdvt1 = 0.53 
and Pdvt2 = -0.032 V-1. Leff is the effective channel length. The Leff is further discussed in 
Section 1.3.17. Vbi is the built-in voltage of the source-bulk/drain-bulk junction and εs is 
the silicon permittivity. 
 
1.3.3 Reverse Short Channel Effect (RSCE) 
RSCE causes the Vt to increase as L decreases. This is caused by the non-
uniform lateral doping effect, due to pocket implantation, as shown in Figure 1.3. The 
channel doping concentration near the source and drain is higher than in the middle of 
the channel. The increased doping concentration in the two ends of the channel can 
result in an increase in Vt as the channel becomes shorter. The combined RSCE and 
SCE effects result in a ‘hump’ in the characteristics of Vt versus L, as shown in Figure 
1.4.  
RSCE effect on Vt is modeled in BSIM3v3 by using the Equation 9. 
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where Pnlx is the RSCE parameter and Leff is the effective channel length. The default 
value of Pnlx = 1.74 x 10-7 m. RSCE increases the Vt of short channel transistors and 
has negligible effect on Vt of long channel transistors.  
 
 
Figure 1.3: Lateral doping profile with pocket implantation (Cheng and Hu, 1999).  
 
 
Figure 1.4: Vt versus L characteristics of a transistor with RSCE (Cheng and Hu, 1999). 
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1.3.4 Narrow Width Effect (NWE) 
NWE happens when the Localized-oxidation-of-silicon (LOCOS) isolation 
technology is used. Figure 1.5 shows the transistor cross-section in the channel width, 
W direction with LOCOS isolation. Both ends of the gate oxide (in W direction) are 
known as “bird beak” due to their shape. The “bird beak” shape causes thicker gate 
oxide at the edge and hence results in higher Vt. As W reduces the “bird beak” effect 
becomes more severe. This increases the overall Vt.   
 
 
Figure 1.5: CMOS transistor with LOCOS isolation technology (Liu, 2001). 
 
Also the fringing field from the gate that terminates at bulk charges outside the 
intrinsic portion of the transistor (as defined by Weff), as shown in Figure 1.5, also 
causes higher Vt. This is because it takes a larger gate voltage to deplete the extra bulk 
charges before an inversion layer can be formed.  
NWE effect on Vt is modeled in BSIM3v3 by using Equation 10, 
 
                   ( ) f
w0eff
tox
bb3k3knwe,t 2PW
PVPPV φ++=Δ                 (10) 
 
where Pk3 is the NWE parameter, Pk3b is the body effect NWE parameter, Ptox is the 
oxide thickness parameter, Pw0 is the channel width offset NWE parameter and Weff is 
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the effective channel width. The default value of Pk3 = 80, Pk3b = 0 and Pw0 = 2.5 x 10-6 
m.  
 NWE only happens when LOCOS isolation is used. From quarter micron 
technology and below, the LOCOS isolation has been replaced by STI. STI process 
causes the opposite effect on Vt, which is known as INWE. Hence, Pk3 should be set to 
a smaller value, such as 0.001 to make this term negligible in the final Vt calculation. 
Unfortunately, the INWE that decreases Vt for narrow width transistors is not captured 
in either BSIM3v3 or BSIM4. 
 
1.3.5 Inverse Narrow Width Effect (INWE)  
INWE causes the Vt to decrease as W decreases. INWE happens when STI 
technology is used.  The STI profile causes thinner gate oxide at the edge of the 
channel and hence smaller Vt, as shown in Figure 1.6. When W reduces, the thinner 
gate oxide at the edge of the channel causes the entire channel to have lower Vt.  
The field lines from the gate electrode that are focused by the sharp geometry 
of the channel edge also lower the Vt. This is because at the edges of the channel, an 
inversion layer is formed at a lower voltage than at the center. As a result, the average 
Vt of the channel is lower in the transistors with smaller W. As mentioned in the 
previous section, INWE is not modeled in both BSIM3v3 and BSIM4. Therefore, 
binning or global binning approach must be used. 
 
 
Figure 1.6: CMOS transistor with STI isolation technology. 
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1.3.6 Small Size Effect (SS) on Threshold Voltage 
SS in CMOS transistors is basically similar to the SCE. Instead of decrease in 
the transistor Vt as L is reduced from SCE, the SS correct the short channel Vt for 
narrow width transistor by increasing the Vt.  
SS on Vt is modeled in BSIM3v3 by using Equation 11, 
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where ( )bdvt2w
ox
deps
tw VP
C
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L += 1ε  and 
Pdvt0w is the first SS parameter, Pdvt1w is the L dependence exponent SS parameter and 
Pdvt2w is the body bias SS parameter. The default value of Pdvt0w = 0, Pdvt1w = 5.3e6 m-1 
and Pdvt2w = -0.032 V-1.  
 
1.3.7 Drain Induced Barrier Lowering (DIBL) 
The potential barrier at the surface between the source and drain for NMOS 
transistor is shown in Figure 1.7. Under off conditions, the potential barrier in the p-type 
region prevents electron from flowing to the drain. The surface potential is mainly 
controlled by the Vg.  
When the Vg is below Vt, there are only a limited number of electrons injected 
from the source over the barrier and flow into the drain. This is called subthreshold 
current. In the long channel case, the potential barrier is flat over most of the transistor 
because the source and drain fields only affect the very ends of the channel.  
As L become shorter, the source and drain fields penetrate deeply into the 
middle of the channel, which lowers the potential barrier between source and drain. 
This causes a substantial increase of the subthreshold current. In other words, the Vt 
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becomes lower than that of the long channel value. The region of maximum potential 
barrier also shrinks to a single point near the center of the transistor. 
When a high Vd is applied to a short channel transistor, the barrier height is 
lowered even more, resulting in further Vt decrease. The maximum point of the barrier 
also shifts toward the source end as shown in Figure 1.7. This effect is referred to as 
DIBL. It explains the experimentally observed increase of subthreshold current with Vd 
in short channel transistors. 
The conduction band profile of the DIBL effect on short channel transistor is 
shown in Figure 1.8. The electrons in the source region, which is at lower potential flow 
to the drain region (at higher potential) after overcoming the gate controlled barrier. 
Large Vd lowers the barrier and thus less gate voltage is needed to provide the 
electrons enough energy to overcome the barrier and flow to the drain region. 
 
 
Figure 1.7: Surface potential versus L for (a) long channel transistor (b) short channel 
transistor, and (c) short channel transistor at high Vd (Taur and Ning, 1998). 
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Figure 1.8: Conduction band profile showing DIBL effect in short channel transistor 
(Yeo, 2005). 
 
DIBL effect on Vt is modeled in BSIM3v3 by using Equation 12, 
 
        
( ) dbetabeta0L
L
P
L
L
P
diblt VVPPeeV t0
eff
dsub
t0
eff
dsub +⎥⎥⎦
⎤
⎢⎢⎣
⎡
+=Δ ⎟
⎟
⎠
⎞
⎜⎜⎝
⎛ −⎟⎟⎠
⎞
⎜⎜⎝
⎛ −
22,
        (12) 
 
where 
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dep,0s
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C
XL ε=  and 
Pdsub is the Vt L dependence exponent DIBL parameter, Peta0 is the Vt DIBL parameter 
and Petab is the Vt body bias DIBL parameter. The default value of Pdsub = 0.56, Peta0 = 
0.08 and Petab = -0.07 V-1. Xdep,0 is the depletion thickness in the substrate at zero bulk 
bias. 
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1.3.8 Channel Length Modulation (CLM) 
The saturation of Id, Idsat can be understood from the inversion charge density. 
When Vd is small (linear region), the inversion charge density at the drain end of the 
channel is only slightly lower than the source end, as shown in Figure 1.9(a).  
As the Vd increases (for a fixed Vg), the Id increases, but the inversion charge 
density at the drain decreases until finally it goes to zero when Vd = Vdsat = Vg – Vt. At 
this voltage, Id reaches its maximum value. In other words, the surface channel 
vanishes at the drain end of the channel when saturation occurs. This is called pinch-
off (indicated by Y) and is illustrated in Figure 1.9(b). This is a simplified diagram. 
When Vd increases beyond the saturation, the pinch-off point moves toward the 
source, but the Id remains essentially the same. This is because for Vd > Vdsat, the 
voltage at the pinch-off point remains at Vdsat and the current stays the same apart from 
a slight decrease in L (to L’), as shown in Figure 1.9(c). This phenomenon is called 
Channel Length Modulation (CLM) that makes the channel look as if it is shorter. 
Since Id increases when L reduces, the CLM increases the Idsat. This effect can 
be seen from the plots of Id-Vd curves. CLM and DIBL effect on Id is modeled in 
BSIM3v3 by using Early Voltage, Va as shown in Equation 13, 
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where diblclmasataa VVV _,, += . 
Id,0 is the ideal long channel Id as discussed in Equation 3. Early Voltage, Va is a 
variable that adjusts the slope of the variation of Id with respect to Vd. Graphically, can 
be taken to be value on the –x axis for which the current extrapolates to 0 A, as shown 
in Figure 1.10. 
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Figure 1.9: CMOS transistor operates in; (a) linear region, (b) onset of saturation,       
(c) beyond saturation where CLM occurs (Taur and Ning, 1998). 
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Figure 1.10: Id-Vd curves with Vg,2 > Vg,1, showing the relationship between Va and the 
slope of Id in saturation (Liu, 2001). 
 
Va,sat and Va,clm_dibl equations are shown in the following Equation 14 and 
Equation 15: 
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where pdiblc2
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f0, f1 and f2 represent complicated functions and other variables that are covered in this 
discussion. Ppvag is gate bias dependence Va parameter, Pvsat is carrier saturation 
velocity parameter. Ppclm is channel length modulation parameter, Ppdiblc1 is first DIBL 
correction on Va parameter, Ppdiblc2 is the second DIBL correction on Va parameter, 
Ppdiblcb is the body bias DIBL correction on Va parameter. The default value of Ppvag = 0, 
Pvsat = 8 x104 ms-1, Ppclm = 1.3, Ppdiblc1 = 0.39, Ppdiblc2 = 0.0086 and Ppdiblcb = 0.39. 
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1.3.9 Velocity Saturation 
Carrier velocity saturation is another important parameter that affects the 
characteristics of short channel transistors. In long channel transistors, the Idsat is 
explained by the concept of channel pinch-off. For short channel transistors, the Idsat is 
explained by velocity saturation. 
When the Vd increases in a long channel transistor, the Id first increases, and 
then becomes saturated at a voltage with the onset of pinch-off at the drain. In a short 
channel transistor, the Idsat occurs at a much lower voltage due to velocity saturation, as 
shown in the Id-Vd curves in Figure 1.11. This is because at high (horizontal) field 
strength, the velocity of the carriers tends to saturate due to scattering effects 
(collisions suffered by the carriers). The transistor W/L is 9.5 μm/0.25 μm. 
This velocity saturation effect is modeled in BSIM3v3 using Pvsat parameter. 
This parameter when used in NMOS, denotes the electron saturation velocity and 
when used in PMOS, denotes the hole saturation velocity. Therefore, Pvsat in NMOS 
should be slightly larger than the Pvsat in PMOS. Pvsat is a critical parameter determining 
the transistor current in short channel transistors, but has negligible impact on long 
channel transistors.  
This agrees with the physical effects that in long channel transistors, the electric 
field parallel to the current conduction is small and the electron drift velocity is roughly 
equal to the mobility times the field. The drift velocity never reaches a magnitude 
comparable to Pvsat. In short channel transistors, in contrast, the field is large enough 
such that the carriers travel at the saturation velocity in a sizable portion of the channel. 
Pvsat also affects Va, as shown in Equation 15 (in the previous section). 
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Figure 1.11: Id-Vd characteristics with velocity saturation, solid lines and as if there were 
no velocity saturation, dashed lines (Taur and Ning, 1998). 
 
1.3.10  Subthreshold Conduction 
The subthreshold conduction in Figure 1.12 shows the transition of a CMOS 
transistor state from “on” to “off”. In an ideal case, the subthreshold slope should be 
infinity. Typical subthreshold slope is about 80 to 100 mV/dec.  
When the subthreshold slope is degraded, this usually means that the transistor 
is harder to turn “off” because the gate loses control over the channel surface potential. 
The subthreshold slope degradation also reduces the Vt and causes higher Ioff. 
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Figure 1.12: Subthreshold characteristics of short and long channel transistors at low 
and high Vd (Taur and Ning, 1998). 
  
Subthreshold conduction effect on Id at off condition (Vg < Vt), Ioff is modeled in 
BSIM3v3 by using Equation 16, 
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where Pvoff is the subthreshold offset voltage parameter. The default value of Pvoff =       
-0.08 V. q is the single electron charge (1.6e-19 C). From Equation 16, Ioff is 
proportional to ideality factor, η (Equation 17), 
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The ideality factor, η is given in Equation 18, 
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where ( )bdvt2
ox
depst VP
C
XL += 1ε  and 
Pnfactor is subthreshold turn-on swing parameter, Pcit is the interface trap capacitance 
parameter (this parameter is purely a DC parameter which does not affect the C-V 
characteristics of the transistor), Pcdsc is drain and source to channel coupling 
capacitance parameter (a pure DC parameter), Pcdscd is drain bias sensitivity of Pcdsc 
parameter (a pure DC parameter), Pcdscb is body bias sensitivity of Pcdsc parameter (a 
pure DC parameter). The default value of Pnfactor = 1, Pcit = 0 Fm-2, Pcdsc = 2.4e-4 Fm-2, 
Pcdscd = 0 FV-1m-2 and Pcdscb = 0 FV-1m-2. Cdep is the depletion capacitance per unit area 
in the bulk. 
 The last term is similar to the one used in SCE for Vt calculation. It is meant for 
the short channel transistors. Usually to model the subthreshold current, Pnfactor and 
Pvoff are used. Other parameters can set to their default values, rule of thumb is the 
ideality factor, η should be close to "1".  
 
1.3.11  Field Dependent Mobility 
Mobility is a key parameter in transistor modeling. It is a measure of the ease of 
carrier motion in semiconductor materials. Carrier transport in a MOS transistor mainly 
takes place along the interface between silicon, Si and silicon dioxide, SiO2. The carrier 
mobility at the interface is lower than in the bulk and depends on both vertical and 
horizontal electric field.  
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In the early years of CMOS, the gate oxide was thick, and the vertical electric 
field induced by the gate bias was low and hence the influence of the vertical electric 
field could be ignored. But in today’s short channel transistors, oxide thicknesses are 
very thin, for example in 0.13 μm technology the oxide thickness is about 2 nm. Thus, 
the influence of the vertical electric field is strong and the carrier mobility is not constant 
as the gate bias changes.   
Three scattering mechanisms have been proposed to account for the 
dependence of mobility on the vertical component of the electric field. They are phonon 
scattering, coulomb scattering and surface roughness scattering. Each scattering 
mechanism is dominant under some specific conditions of the doping concentration, 
temperature and bias. For good quality interfaces, phonon scattering is generally the 
dominant scattering mechanism at room temperature, as shown in Figure 1.13. 
 
 
Figure 1.13: Mobility versus Vertical Effective Field to illustrate how the mobility 
behavior is dominated by different scattering mechanisms (Cheng and Hu, 1999). 
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In BSIM3v3, the effective carrier mobility, μeff, of mobility mode parameter, 
Pmobmod = 1, is given in Equation 19, 
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where Pu0 is the zero field universal mobility parameter, Pua is the first order mobility 
degradation parameter, Pub is the parabolic mobility degradation parameter and Puc is 
the body bias mobility degradation parameter. The default value of Pu0 = 0.067 m2V-1s-1 
(NMOS) and 0.025 m2V-1s-1 (PMOS), Pua = 2.25 x 10-9 mV-1, Pub = 5.87 x 10-19 m2V-2 
and Puc = -4.65 x 10-11 mV-2.  
 
1.3.12   Substrate Current induced Body Effect (SCBE) 
At saturation mode, the high electric field near the drain region causes impact 
ionization of carriers. For NMOS transistor, the generated electrons are swept into the 
drain whereas the holes flow into the substrate. This phenomenon is known as SCBE. 
SCBE results in Id increase that is many times larger than Isub, as shown in Figure 1.14.  
 
 
Figure 1.14: Id-Vd characteristics due to SCBE (Cheng and Hu, 1999). 
